We measure the rectified dc currents resulting when a 3-terminal semiconductor device with gatedependent conductance is driven with an ac gate voltage. The rectified currents exhibit surprisingly complex behaviour as the dc source-drain bias voltage, the dc gate voltage and the amplitude of the ac gate voltage are varied. We obtain good agreement between our data and a model based on simple assumptions about the stray impedances on the sample chip, over a wide frequency range. This method is applicable to many types of experiment which involve ac gating of a non-linear device, and where an undesireable rectified contribution to the measured signal is present. Finally, we evaluate the small rectified currents flowing in tunable-barrier electron pumps operated in the pinched-off regime. These currents are at most 10 −12 of the pumped current for a pump current of 100 pA. This result is encouraging for the development of tunable-barrier pumps as metrological current standards.
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A broad class of experiments in condensed matter physics and nanoelectronics involve applying highfrequency ac signals to control gates on a mesoscopic semiconductor device. The control signals may be intended to drive charge pumping [1] [2] [3] [4] , induce photonassisted transport [5] , study the mesoscopic effects of microwave fields [6] [7] [8] , or perform controlled operations on a quantum bit [9] , to name just a few examples. If the experimental readout is in the form of a low frequency current or voltage, parasitic coupling between the acdriven gate and other leads of the device can cause a rectified contribution to the measured signal [7, 10, 11] . In some circumstances this contribution can mask the phenomenon under investigation [1, 10] , or considerable effort may be required to isolate and subtract it [7, 8] . A quantitative understanding of rectified current would clearly be a valuable experimental tool in this field. Several analyses of rectified current have been presented, [7, 10, 11] , but none of them include all the relevent parameters, in particular the small dc bias which is inevitably present in a real experiment.
Here, we measure the rectified current in a very simple voltage-biased 3-terminal (source, drain and gate) device, a 2 micron-wide wire etched in a GaAs 2-Dimensional Electron Gas (2-DEG), crossed by a single metallic gate driven with an ac voltage. The rectified current displays a surprisingly rich behaviour as a function of the experimental control parameters dc bias voltage, dc gate voltage, and the amplitude of the ac gate voltage, and is particularly sensitive to the dc bias voltage. However, all of the observed behaviour is reproduced by a model based on the gate-dependent conductance, with a single fitting parameter characterising stray on-chip pick-up. * stephen.giblin@npl.co.ukYour e-mail address
As an application of our general method, we evaluate rectified contributions to the current in tunable-barrier (TB) electron pumps. These are 4-terminal devices, with source, drain, and two gates, one of which is driven with an ac signal at frequency f , resulting in a quantised dc current I P = ef [3, 12] . These pumps have demonstrated electron transfer accuracy at the 1 part-per-million level [13] , and are possible candidates for a primary current standard following re-definition of the SI unit ampere [14] . We find that the rectified current is less than a 10 −12 correction to the pumped current, which is encouraging for further development of the TB pump as a current standard.
This paper is structured as follows: in section I we describe how rectified currents originate and present a method for modelling these currents in detail. In section II we describe our method for measuring the current. In section III we present measurements on a 3-terminal device, and show that the model developed in section I reproduces all of the observed features with a single fitting parameter. Finally in section IV we describe measurements on a TB pump which exbitits both rectified current and pumped current in different regions of parameter space, concluding that the rectified current at the optimal operating point for pumping is negligibly small.
I. MODEL
The equivalent circuit considered in this paper is shown in Fig. 1(a) . We consider a device with a gate-voltage dependent conductance G(V G ) biased with a dc sourcedrain voltage V B0 . The gate is driven with a harmonic drive signal at frequency f superimposed on a dc offset: V G (t) = V G0 + V AC sin(2πf t), and we are interested in modelling the resulting dc current I R as a function of the experimental variables V G0 ,V AC ,V B0 and the DC conduc- tance G(V G0 ). Due to parasitic impedances, the gate couples to the source and drain leads, leading to an AC bias voltage across the device given by
Where the amplitude and phase coupling constants k and φ will generally be a function of frequency. Due to the large number of parasitic circuit elements present in a typical device chip, it will be difficult to determine k and φ from first principles, so we will treat them as fitting parameters in our model. We include V B0 in the analysis because current preamplifiers can have offset bias voltages as high as several hundred µV and in practice, even with offset nulling, it is difficult to obtain V B0 < ∼ 10µV. In Fig. 1(b-f) we illustrate the mechanism for generating rectified current. The gate-dependent conductance [ Fig. 1(b) ] combined with the AC gate voltage (Fig. 1(c) ) leads to a time-dependent conductance [ Fig. 1(d) ]. The presence of a time dependent bias voltage due to pickup [Fig 1(e) ] results in a time-dependent current [ Fig. 1(f) ] and a dc rectified current given by the average of this current over one cycle of the applied gate voltage [7, 10] :
Note that in the absense of stray coupling (k = 0), a rectified current is still present due to the non-zero Fig. 1(f) ]. As the stray coupling is progressively turned on, for the parameters illustrated in the figure I R changes sign. Generally with non-zero V B0 and k, the rectified current can change sign as any of the experimental parameters are varied. Furthermore,
One might naiively expect I R ∝ ∂G/∂V G because a steeper slope to G(V G0 ) results in a larger excursion in G(t) for a given V AC . However, referring to Fig. 1 , and considering the case of a linear slope to G(V G0 ), G(t) becomes a triangle wave, and the two half-cycles of V B (t) give rise to equal and opposite contributions to I(t), which sum to zero leaving the trivial contribution, I R = V B0 G| VG=VG0 .
Substituting Eq. (1) into Eq. (2), we obtain
In deriving Eq. (3) we have made use of standard trigonometric identities, and the fact that G(t)cos(2πf t)dt = 0 over one cycle. From Eq. (3), it is clear that measurement of I R cannot determine k and φ independently, as they appear in the equation in the form of the product kcosφ. Each set of [k, φ] satisfying kcosφ=constant is associated with a different I(t) waveform ( Fig. 1(f) ), but with the same average current. However, this limitation will not have a serious impact on the overall conclusions of this study. Equations (1) and (2), combined with a measurement of G(V G ), should now allow us to model the rectified current in a real device, treating the term kcosφ as a fitting parameter. In the next section we describe our device, and the method for measuring I R .
II. EXPERIMENTAL METHODS
A schematic illustration of our 3-terminal device is shown in Fig 2(a) . A 2 µm wide conducting wire is etched in a GaAs 2-Dimensional Electron Gas (2-DEG), and crossed by a metallic gate. Applying a negative voltage to this gate depletes the 2-DEG beneath, suppressing conductance through the channel. In Fig. 2(b) we show an optical microscope image of the sample chip. The gate is the termination of the vertical finger running from the top of the picture. The finger coming from the bottom edge, and four additional structures pointing from the corners of the chip towards the centre are not used in this device. The stray capacitances from the gate to the left (source) and right (drain) leads, C GS and C GD , are indicated, along with the impedances Z S0 and Z D0 from the source and drain leads to ground. When an ac voltage is applied to the gate, the stray impedances will operate as potential dividers and cause parasitic ac voltages to appear on the source and drain terminals. The impedances Z S0 , Z D0 are formed from a combination of 2-DEG resistance, capacitance to the ground plane, resistance and inductance of optically-defined metal tracks, bond wire inductance, and other parasitic components which are difficult to model quantitatively. A full model of the equivalent circuit of the chip is beyond the scope of this study. However, based on the highly symmetric chip layout, we can assume (C GS ≈ C GD ), (Z S0 ≈ Z D0 ). Furthermore, one plausible model for Z S0 , Z D0 is that they are mainly capacitive, being formed by the capacitances between the 2-DEG and surrounding grounded metal structures. In this case, the voltages induced on the source and drain leads will be in phase with the gate voltage, and independent of frequency, yielding k 1, φ ∈ {0, π}. In other words, the voltage of both the source and drain leads will oscillate with roughly the same amplitude and phase with respect to V AC . The voltage difference between source and drain will be much smaller than V AC and either inphase or out of phase, depending on whether the larger pick-up is on the source or drain side.
We fabricated our devices on GaAs/Al x Ga 1−x As wafers using standard techniques: wet-etching to define the channel, and electron-beam lithography for the metallic gates [2] . The samples were cooled to a temperature of 4.2 K by immersing in liquid helium and the current was measured using a lock-in technique similar to one described previously [7] . The AC gate drive came from an RF source with output power P RF calibrated in dBm for a 50 Ω load. The output of the RF source was supplied to the gate through a room-temperature biastee and a 1 m length of stainless-steel semi-rigid co-axial cable. The RF source was chopped with a square wave, duty cycle 0.5, at a frequency f L ≈ 300 Hz. The source lead of the device was connected to a voltage bias source, and the drain lead was connected to an ac-coupled transimpedance amplifier. The ouptut of this amplifier was monitored by a lock-in amplifier referenced to f L . The lock-in does not measure I R directly, but a current I M which is proportional to the difference between I R and the current flowing when V AC = 0:
Where G 0 is the conductance at V G = V G0 . The prefactor arises because the input to the lock-in amplifier is a square wave, and the lock-in measures the RMS amplitude of the first harmonic of this square wave. The conductance G(V G0 ) was measured in a separate experiment using a standard lock-in technique with a small low-frequency AC bias voltage. The true bias voltage V B0 across the device was determined by measuring the DC current as a function of applied bias, with V G0 = 0 V. This measurement was repeated several times each day to correct for drifts in thermo-electric potentials and the amplifier offset.
In our experiment, the device gate presents approximately an open circuit termination to the RF trans-mission line. In the ideal case of an open circuit, we expect half the peak-peak gate voltage to be given by V PP /2 = 2 √ 2 √ 1 mW × 50 Ω × 10 PRF/20 . However, because of the possibility of multiple reflections, we calibrated V AC in terms of the generator output power P RF using the shift in the conductance pinch-off voltage as a direct measure of V AC . In Fig. 3(a) we show the conductance as a function of gate voltage measured with the RF source turned off (blue line) and with f = 200 MHz, P RF = −14 dBm (red line). The shift in conductance pinch-off is denoted ∆V 0 . In Fig. 3(b) , we plot ∆V 0 (P RF ) for f = 10 MHz and f = 10 GHz (symbols) along with V PP /2 (solid line). Overall there is very good agreement between ∆V 0 and V PP /2 over a wide frequency range, which shows that our cryogenic transmission line is free of multiple reflections. A very small reduction in ∆V 0 at higher frequency is visible, due to the attenuation of the co-axial line. In section IV, where we employ frequencies up to 1.4 GHz, we introduce an attenuation factor in order to fit I M to our model. In section III the frequency was 100 MHz, and it was sufficient to set V AC = V PP /2.
III. EXPERIMENTAL DATA
We measured I M for the device illustrated in Fig. 2 over a wide range of parameters [f, V B0 , V G0 , P RF ]. We found that I M was independent of f over the entire experimental range 10 kHz≤ f ≤ 10 GHz, apart from changes in amplitude attributed to attenuation in the RF transmission line. This suggests that the simplified model for the equivalent circuit proposed in section II is a good approximation for this sample. In Fig. 4(a) (symbols) we present data, at f = 100 MHz, of I M (V G0 ) close to the conductance pinch-off, for three values each of V B0 and P RF . As P RF is increased, the onset of rectified current is shifted towards more negative gate voltages in the same way as the conductance onset illustrated in Fig.  3(a) . The data at zero bias voltage shows clearly that a finite bias is not required to drive a current, due to the asymmetric stray coupling from the gate to the source and drain leads breaking the symmetry of the device. The solid lines show the best fit to equations (1,2,4) with k = 0.00038 and φ = π (φ = 0 did not yield good fits), using the measured G(V G0 ) shown in Fig. 1(b) as input data. The fit was performed by simultaneously minimising χ 2 for all 9 I M (V G0 ) data sets shown in the figure. Small discrepancies between the data and the fits could be removed by allowing V B0 to be an extra fit parameter for each I M (V G0 ) data set. This reflects the real experimental situation in which V B0 could drift by a few µV over the time-scale required to acquire data. The value of k is consistent with the high level of symmetry in the device, which implies k 1, and is similar to the value measured in another experiment [7] .
In Fig 4(b-d) , left panels, we show data over a wider range of gate voltage, which shows more clearly the nontrivial dependence of the rectified current on the exper- imental parameters. The structure in I M (V G0 ) derives entirely from fine features in G(V G0 ). When V AC is less than the characteristic scale of features in G(V G0 ), as is the case for P RF = −26 dBm, I R is proportional to
as expected. The right panels show the current calculated from Eqs. (1,2,4 ) using the same [k, φ] fitting parameters extracted from the data of Fig. 4(a) . We stress that the fit is constrained only by the current close to the pinch-off gate voltage, and it still captures very well the main features of the data. The model loses accuracy at more positive gate voltages, where the conductance of the device is large. This is because G(V G0 ) was measured using a two-terminal method which includes a contribution from the ohmic contacts to the 2-DEG, so the model will tend to over-estimate I R for more postive V G0 where the contacts become a significant contribution to the overall 2-terminal resistance.
We have shown that rectified currents can be accurately modelled in a simple 3-terminal device, using the measured conductance characteristic and a single fitting parameter characterising the strength of the stray pickup between the gate and source, drain terminals. In the next section we consider a more experimentally relevent case, where rectified current is present alongside current due to another mechanism, in this case quantised charge pumping, and we wish to distinguish the two contributions.
IV. THE TWO-GATE TUNABLE-BARRIER PUMP
The single-parameter tunable barrier pump [3] is illustrated schematically in the upper inset to Fig 5(a) . It differs from the device discussed in the previous section by having a second gate crossing the channel. The gates are biased with negative DC voltages V G1 and V G2 , and one of the gates is additionally driven with an AC voltage. This has the effect of pumping electrons over the potential barrier created by the fixed gate without the need for a source-drain bias voltage [3, 12, 15] . The pumped current I P , and the rectified current I R will be present in different proportions for different values of the fixed gate voltages, and we are mainly interested in evaluating I R at the optimal pump operating point, where we wish for it to be a negligible (less than 1 part in 10 8 ) correction to the pump current. One motivation for this investigation was the fact that in some studies of the metrological accuracy of pumps [12, 13] , relatively large values of V AC , up to 0.5 V, were required to attain the optimal pumping regime. This implies that the pump state traverses a large region of the gate voltage plane during the operation cycle, and is in contrast to the operation of normal state metallic [16] , and hybrid normal/superconducting pumps [17] in which the AC gate voltages are in the mV range. We investigated the pump using the methods described in sections I and II, bearing in mind that the conductance G(t) in Eqn. (2) is now a function of both gate voltages. Fig. 5(a) shows the measured current as a colour map in the [V G1 , V G2 ] plane, withP RF = −11 dBm and f = 200 MHz. Additionally, the onset of conductance with V AC = 0 is shown on the same axes, as black points separating G > 2µS (upper and right) and G < 2µS (lower and left) regions. The plot of I M (V G1 , V G2 ) is dominated by a large rectified signal in the region where the device conductance is appreciable. The pump current I P ≈ 32 pA for the n = 1 plateau is indistinguishable from zero on the scale of the main colour map, so the part of the data set where quantised pumping occurs has been plotted as a greyscale derivitive map. The first 3 quantised plateaus are visible in the derivitive plot as lighter-coloured regions (highlighted with orange lines for clarity), and a pink square marks the optimal operating point for quantised pumping on the n = 1 plateau.
With reference to this figure, the problem of rectified currents can be clearly stated. The operating point of the pump (V G1 , V G2 ) = (−0.33, −0.32) V is far into the pinched-off (Small G) region of the diagram, but the AC gate drive added to V G1 takes the point p representing the instantaneous state of the pump (long pink line) closer to the conductance edge. To calculate the rectified current resulting from the excursion of p in gate voltage space, we need to know the value of G along that line, and also the size of the AC bias voltage across the pump. For the latter, we will use the methodology described in the previous sections of the paper.
First, we consider the conductance G. In Fig. 5(b) we show measurements of G(V G2 ) for various values of V G1 . The data have been fitted to an exponential function, G dropping by a factor of 10 for a 6 mV reduction in V G2 . The exponential dependence is expected for transport dominated by tunneling through a potential barrier with height proportional to the magnitude of V G2 . The tunnel conductance is expected to fall off slightly more rapidly than a pure exponential because making V G2 more negative causes a widening as well as a raising of the barrier. This effect is just visible in the data of Fig. 3(b) . A consequence is that our extrapolation of G to lower values will tend to be an over-estimate.
Next, we measured I M (V G1 ) for V G2 sufficiently positive that the barrier formed by gate 2 is too low for quantised pumping to occur. Examples of such data, at V G2 = −0.1 V, are shown in Fig. 5(c) (points) for 3 values of V B0 and 2 values of f . In contrast to the single-gate device studied in the previous section, here the current is frequency dependent. As the frequency is increased, the overall magnitude of the current increases, and changing V B0 has less effect. However, the onset value of V G1 where the current begins to rise from zero is only weakly frequency dependent. We fitted the data in A full quantitative comparison of this behaviour with a circuit model of the device was not possible because not all on-chip stray impedances were measurable in isolation. However, we obtained qualitative agreement in the frequency range 100 MHz ≤ f ≤ 2 GHz using measured values of stray capacitances C GS = 40 fF, C GD = 60 fF and a plausible circuit model for Z S0 and Z D0 implemented in a SPICE simulation. Our model for Z consisted of a series connection of four components: a 2-DEG resistance ∼ 100 Ω, ohmic contacts 1 kΩ in parallel with 10 pF, bond wires ∼ 1 nH and cable capacitance ∼ 100 pF. Allowing equivalent parameters on source and drain sides of the device to differ randomly by up to 30 % yielded a frequency-dependent k and roughly frequency-independent φ in good agreement with the data of Fig. 5(d) .
The two samples investigated in this study, the singlegate sample and the two-gate pump, were fabricated using the same optically-defined mask. The different frequency-dependent behaviour seen in the two samples is then most likely due to the different bond wire inductances. The length and placement of bond wires was an uncontrolled parameter, with the length varying by up to a factor of 4, depending on the exact placement of the sample chip within the holder. This hypothesis could be confirmed by experiments in which the bond wire length was controlled. We also considered the effect of a frequency-dependent cross-coupling between the two gates, which would distort the trajectory of p from a line at constant V G2 to an ellipse in the V G1 , V G2 plane. This hypothesis was discarded, at least in the frequency range of the data in Fig. 5, 200 MHz≤ f ≤ 1400 MHz, because the best fit to the data of Fig. 5 (c) was always obtained with p moving with constant V G2 . Finally, with G(V G2 ) derived from the fits in Fig. 5(b) , and k(f ) from Fig. 5(d) , we used equations (1) and (2) to calculate I R for the pump at the operating point. Unsurprisingly, for P RF = −11 dBm, this current is vanishingly small, of order 10 −30 A. This is a direct consequence of the steep drop in conductance as V G2 is made more negative. However, in this particular sample, the conductance pinch-off shifts to more negative values of V G2 , as V G1 is made more positive. This means that a fairly modest increase in P RF would bring the point p much closer to the conductance edge. Using P RF = −6 dBm and k = 0.017 gives I R ∼ 10 −22 A, or 1 part in 10 12 of a pump current of 100 pA.
To conclude, we have systematically studied the rectified current in semiconductor devices with a gate-voltagedependent conductance, which appears when the gate is driven with an ac signal. We have shown quantitative agreement with a simple model based on the measured conductance of the device, and a fitting parameter which describes the strength of the stray coupling between the gate and the source, and drain leads. This is a valuable tool in experiments employing ac gate drive, where rectified current may constitute an artefact signal. More work is required to understand the frequency dependence of the rectified current, in particular the role of asymmetries in the chip layout and bond wires.
